Conventional readout of a superconducting nanowire single-photon detector (SNSPD) sets an upper bound on the output voltage to be the product of the bias current and the load impedance, I B × Z load , where Z load is limited to 50 Ω in standard r.f. electronics. Here, we break this limit by interfacing the 50 Ω load and the SNSPD using an integrated superconducting transmission line taper. The taper is a transformer that effectively loads the SNSPD with high impedance without latching. It increases the amplitude of the detector output while preserving the fast rising edge. Using a taper with a starting width of 500 nm, we experimentally observed a 3.6× higher pulse amplitude, 3.7× faster slew rate, and 25.1 ps smaller timing jitter. The results match our numerical simulation, which incorporates both the hotspot dynamics in the SNSPD and the distributed nature in the transmission line taper. The taper studied here may become a useful tool to interface high-impedance superconducting nanowire devices to conventional low-impedance circuits.
The superconducting nanowire single-photon detector (SNSPD) is the leading single-photon detection technology at infrared wavelengths.
1,2 With exceptional performance, [3] [4] [5] [6] [7] it has played an essential role in various applications, especially quantum information science 8, 9 and deep-space optical communication.
10
A common problem with SNSPDs is their low output voltage and signal-to-noise ratio (SNR), which has been a limiting factor in detector timing jitter. 11 A simple lumped-circuit model dictates that the output voltage from the nanowire cannot exceed I B × Z load , where I B is the bias current and Z load is the load impedance.
12
I B is limited by the nanowire's switching current at the µA range. Z load is set by the input impedance of the coaxial cable and r.f. electronics, which is conventionally 50 Ω. To improve readout SNR, significant progress has been made in developing cryogenic amplifiers with low noise, dissipation and cost, e.g. using silicon germanium and gallium arsenide transistors. [13] [14] [15] [16] Digital readout circuits built directly from superconducting electronics, such as nanocryotrons 17 and single flux quantum (SFQ) circuits, 18, 19 have also been demonstrated. These integrated superconducting circuits are low-noise and scalable, but usually require additional biasing and suffer from leakage current and crosstalk.
An alternative approach to increase the output signal is to increase Z load . Compared to a standard 50 Ω load, a high-impedance load is often more desirable-it not only increases the detector output, but also enables direct mapping of hotspot resistance and photon numa) Electronic mail: berggren@mit.edu ber/energy resolution. [20] [21] [22] However, high-impedance loading is difficult to achieve in practice. The lack of high-impedance coaxial cables makes it necessary to place the high-impedance amplifiers close to the detectors (at the low-temperature stage), which imposes a more stringent power budget. More importantly, even if a high-impedance amplifier is available, 15 loading a standard SNSPD directly with high impedance can lead to latching.
In this work, without the need of high-impedance cryogenic amplifiers or any active circuit elements, we break the I B × 50 Ω limit by using an integrated superconducting transmission line taper. The taper gradually transforms its characteristic impedance from kΩ to 50 Ω, which effectively loads the SNSPD with a kΩ impedance without latching. We designed the taper to be a coplanar waveguide (CPW) and fabricated it from the same superconducting thin film as the SNSPD. Using a taper with a starting width of 500 nm and nominal passband from 200 MHz, we experimentally observed 3.6× higher output voltage and no added noise compared to the nontapered reference device. This voltage gain is equivalent to a 11 dB passive, dissipation-free cryogenic amplifier. Despite its large inductance, the taper preserves the detector's fast rising edge, resulting in an increased slew rate and reduced timing jitter (from 48.9 ps to 23.8 ps). The integrated impedance taper demonstrated here is useful for interfacing high-impedance nanowire-based devices to conventional low-impedance components, such as memory, and electrical or optical modulators. variable resistor R N . When an incident photon triggers the detector, R N switches from 0 to ≈kΩ within ≈100s of ps and diverts the bias current to the load. The evolution of R N is determined by the non-linear electrothermal feedback in the detector. 12, 23 The currents from the bias source (I B ), in the nanowire (I D ), and to the load (I L ) simply follow Kirchhoff's law I L = I B − I D . The maximum I L is therefore limited to I B , corresponding to the case where R N pushes all of the current out of the nanowire (I D = 0). The output voltage on the load thus can not exceed I B × 50 Ω. In practice, due to the electro-thermal feedback, 12 I D usually has some remainder, which depends on the bias current, kinetic inductance, and thermal constants of the materials. Figure 1 (b) shows a simplified circuit diagram for the tapered readout. The taper is inserted between the SNSPD and load, with a low impedance Z L = 50 Ω on the load end and a high impedance Z H on the detector end. In our implementation, the taper consists of a continuous nanowire transmission line without any dissipative elements. The taper is high-pass-it works as a transformer at high frequency but acts as an inductor at low frequency. When an incident photon triggers the SNSPD, R N switches on and pushes the current away from the nanowire. Instead of diverting the current directly to the 50 Ω load as in the conventional readout, the SNSPD injects current to the taper at Z H . As the electrical pulse travels towards the low impedance end, its current amplitude increases while the voltage amplitude drops, with a ratio that satisfies the change of impedance ( Fig. 1(c) ). Assuming an ideal broadband transformer with perfect impedance matching and power transmission, the current leaving the low-impedance end (to the load) ∆I DL is related to the current injected to the highimpedance end ∆I DH by ∆I The bright area is NbN, and the red area is the substrate, where the NbN was etched away. The NbN was sputtered at room temperature on a silicon substrate with a 300 nm thick thermal oxide layer. 24 The film had a critical temperature of 8.1 K and room-temperature sheet resistance of 342 Ω/sq. The sheet inductance was estimated to be 80 pH/sq by fitting the falling edge of the output pulse from a reference detector. The nanowire fabrication process is described in Ref. 4, 25 . The taper was made from a CPW with a fixed gap size of 3 µm, and a varying center conductor width from 135 µm (50 Ω) to 500 nm (1.7 kΩ). Its left/wide end is wire bonded to an external circuit board, and the right/narrow end connects to the SNSPD through a 1 µm-long hyperbolic taper. The SNSPD was 100 nm wide, densely packed with a 50% fill factor, and spanned a rectangular area of 11 µm×10 µm (see Fig. 1(e) ). A 200 nm gap surrounded the detector region to reduce the proximity effect in fabrication. On the same chip, we also fabricated non-tapered detectors as references.
The taper was designed to be a 5672-section cascaded transformer with a lower cut-off frequency of 200 MHz and a total electrical length of 851 mm, following the Klopfenstein profile. 26 The physical length was 77.9 mm due to the slow phase velocity of the superconducting transmission line, and the total inductance was 1.410 µH (see SI for the simulated S paramters). This length was chosen so that the maximum reflection in the pass-band (≥ 200 MHz) would not exceed -20 dB. The total electrical length is calculated as l e = Ac/2πf co , where f co is the nominal cut-off frequency and c is the speed of light in vacuum. A is a factor that determines the maximum reflection in the passband and is calculated as cosh(A) = ρ 0 /ρ pb , where ρ 0 is the initial reflection coefficient (i.e., without taper) and ρ pb is the maximum passband reflection coefficient (taken as 0.1 here). For design convenience, we followed Klopfenstein's original approach and took ρ 0 = 0.
The detectors were measured at 1.3 K in a closed-cycle cryostat. Both the bias circuit and readout electronics were at room temperature. The output signal of the detectors were amplified using a 2.5 GHz, 25 dB gain lownoise amplifier (RF BAY LNA-2500), and a 3 dB attenuator was inserted before the amplifier to reduce reflection and prevent latching. The output pulses from the amplifier were then acquired by a 6 GHz real-time oscilloscope (Lecroy 760Zi). The detector chip was flood illuminated using attenuated sub-ps pulsed lasers at 1550 nm (FPL-02CCF) through an optical fiber (SMF-28e). The laser pulses were split into two arms, one to a variable attenuator then to the cryostat, and the other to a fast photodiode (Thorlabs DET08CFC) as timing references. Since the distance between the non-tapered detector and tapered detector (≈ 5 mm) was much less than the distance between the detector chip and fiber tip (≈ 10 cm), we expect the difference in photon arrival time to be < 1 ps. Both the tapered and non-tapered detectors had a switching current of 30 µA, and were biased at 27.5 µA throughout the measurement. Figure 2 (a) shows the measured pulse shapes from the reference and tapered detectors. The amplifier gain was removed to better compare with simulations. To avoid phase distortion in reconstructing the unamplified pulses, we used a weighted gain,Ḡ = df PSD(f )G(f )/ df PSD(f ), where PSD(f ) is the power spectral density of the pulse, and G(f ) is the measured system gain spectrum (see SI for details).Ḡ was calculated to be 20.5 dB. As shown in Fig. 2(a) , we observed a voltage gain of 3.6 and an extra delay of 2.8 ns from the tapered device compared to the reference device (by aligning the electrical pulses to the optical references). This voltage enhancement is equivalent to a passive, excessive-noise-free 11 dB amplifier.
We simulated the tapered detector using a SPICE model that incorporates both the hotspot dynamics in the SNSPD and the distributed nature of the transmission line taper. 27, 28 The simulation was implemented in LTspice, a free electrical circuit modeling software. The SPICE model for SNSPD was developed by Berggren et al. 27 based on the phenomenological hostspot velocity model by Kerman et al. 12 The taper was simulated as cascaded lossless transmission lines (down-sampled to 300 sections), 28 and each section was implemented using the LTRA model in LTspice with different length, inductance, and capacitance settings. 1 ns) is shorter than the delay between the tapered detector and reference detector (2.82 ns), because the hotspot grows for a longer period of time and to a larger resistance in the tapered detector, as can be seen in the simulated currents.
Figure 2(c) shows the simulated currents. For the tapered detector, the current in the nanowire (I DH ) first drops at a similar rate as the non-tapered case (I D ), then enters a intermediate plateau due to latching.
12 A similar current plateau and latching behavior are often observed when loading an SNSPD with a kΩ resistor. However, at ≈ 4.6 ns, I DL drops again and kicks the detector out of the latching state. The drop in current is from the reflection in the transmission line taper. Alternatively, it can be interpreted as the distributed capacitors in the transmission line drawing current from the SNSPD. After a few oscillations (high frequency), the current in the detector recovers with an τ = L/R exponential time constant (low frequency). Here, L is the total inductance of the SNSPD and the taper (at low frequency, the taper behaves as an inductor), and R is 50 Ω. The simulated currents at the high-and low-impedance ends of the taper follow our intuitive understanding on how a transformer works. In this particular detector and taper design, the maximum counting rate (estimated as 1/3τ ) decreases from 40.3 MHz (L = 414 nH) for the non-tapered detector to 9.1 MHz (L = 1.824 µH) for the tapered detector. We would like to point out that the added inductance, and consequently slower maximum counting rate, are currently the major drawbacks of the tapered readout. A study of the trade-off between the gain factor, taper impedance, bandwidth, and inductance can be found in the SI.
The impedance taper amplifies the output pulse without sacrificing the fast rising edge, resulting in a faster slew rate. Figure 3(a) compares the averaged rising edges of the detector pulses from the reference and tapered detectors (with amplifier gain). The sampling rate was 40 GS/s. As shown in Fig. 3(b) , the maximum slew rates (dV /dt) were 39 µV/ps for the reference detector, but 143 µV/ps (3.7 times faster) for the tapered detector.
The slew rate directly impacts the electrical noise contribution on the timing jitter, usually referred as noise jitter, σ noise .
11, 29 We sampled the background electrical noise on the oscilloscope for both detectors by measuring the voltage at 400 ps before the rising edge of the pulses. The noise followed a Gaussian distribution and had a standard deviation of 559 µV and 547 µV for the reference and tapered detector, respectively (see SI for details). Taking their respective fastest slew rates, we calculated that the reference detector would have a standard deviation σ noise of 14.3 ps, and the tapered detector would have a σ noise of 3.8 ps.
We measured the jitter of the detectors following the procedure described in Ref. 30 . The discrimination levels for time tagging were set to voltages with the fastest slew rates. Figure 3(c) shows the instrument response function (IRF) of the reference and tapered detectors at 1550 nm illumination wavelength. With the impedance taper, the full-width half-maximum (FWHM) jitter reduced from 48.9 ps to 23.8 ps. We fitted the IRF using an exponentially modified Gaussian distribution, 4 and found σ = 16.8 ps and 1/λ = 17.4 ps for the reference detector, and σ = 6.5 ps and 1/λ = 13.6 ps for the tapered detector. Here, σ is the standard deviation of the normal distribution, λ is the exponential decay rate. The detectors showed similar jitter reduction at 1064 nm, where both detectors operated on the saturation plateau (see SI for the photon count rate vs. bias current curves). The FWHM jitter reduced from 47.0 ps (σ = 16.4 ps, 1/λ = 15.9 ps) to 22.4 ps (σ = 6.2 ps, 1/λ = 12.5 ps). We observed a leading edge tail in IRF for the tapered detector. It is likely due to the counting events from the taper or the transition region between the taper and the detector. This effect could be reduced if the optical mode is focused in the center of the detector active area, through self-aligned fiber coupling or focusing lenses.
31,32
As a final remark, we have treated the SNSPD as a lumped element in this paper, because the nanowire was closely meandered and had a dispersion similar to an ideal inductor at the frequency of interest. 33 Despite this choice, multi-photon absorption would generate a different hotspot resistance than the single-photon events.
20,34
The impedance taper provides an effective kΩ load, and may thus allow direct discrimination of hotspot resistance and hence photon numbers. In another scheme, where the nanowire is sparse or integrated into a transmission line, 28 the taper can serve as an impedance-matched readout and has been used to resolve photon location and photon numbers. 25, 35 We expect the integrated taper to become a widely used tool for matching high-impedance nanowire-based devices to low-impedance systems.
Part of this work was performed at the Jet Propulsion Laboratory, California Institute of Technology, under contract with the National Aeronautics and Space S4 . System gain characterization. The transmission coefficient (S21) was measured using a vector network analyzer (Keysight N5224A) from the device under test up to the input port of the oscilloscope, including the cryocable, bias Tee, 3 dB attenuator, and low noise amplifier (LNA2500). At 1064 nm, the detector showed showed saturated internal quantum efficiency. All the pulse shape and jitter measurement reported in work were measured at a bias current of 27.5 µA. Higher input impedance and smaller cut-off frequencies produce higher output voltages (a), but result in larger inductance (b), and hence longer rest time. The non-tapered SNSPD had a bias current of 27.5 µA, an inductance of 414 nH, and a maximum output voltage of 1.1 mV (84%IB × 50 Ω). Each simulated taper had 300 sections and the electrical length was designed to be le = arccosh(ρ0/ρ pb )c/2πfco, where ρ0 = 0.5 ln(ZH/ZL), and ρ pb =0.1, as described in the main text. ZL was set to 50 Ω.
